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A Technique for Representing Multiple-Output
Binary Functions with Applications to
Verification and Simulation
Abusaleh M. Jabir, Member, IEEE, Dhiraj K. Pradhan, Fellow, IEEE,
Ashutosh Kumar Singh, and T.L. Rajaprabhu
Abstract—This paper presents a technique for representing multiple-output binary and word-level functions in GFðNÞ (where N ¼ pm,
p is a prime number, and m is a nonzero positive integer) based on decision diagrams (DDs). The presented DD is canonical and can
be made minimal with respect to a given variable order. The DD has been tested on benchmarks, including integer multiplier circuits,
and the results show that it can produce better node compression (more than an order of magnitude in some cases) compared to
shared binary DDs (BDDs). The benchmark results also reflect the effect of varying the input and output field sizes on the number of
nodes. Methods of graph-based representation of characteristic and encoded characteristic functions in GFðNÞ are also presented.
Performance of the proposed representations has been studied in terms of average path lengths and the actual evaluation times with
50,000 randomly generated patterns on many benchmark circuits. All of these results reflect that the proposed technique can
outperform existing techniques.
Index Terms—Finite or Galois fields, decision diagrams, characteristic and encoded characteristic functions, evaluation, simulation,
verification.
Ç
1 INTRODUCTION
THE motivation of this paper is the efficient graph-basedrepresentation of multiple-output binary and word-
level functions in a finite field for verification and
simulation.
1.1 Previous Work
Finite fields have numerous applications in public-key
cryptography [19] to encounter channel errors and for
protection of information, error control codes [24], and
digital signal processing [2]. Finite fields gained significance
with the practical lucrativeness of the elliptic-curve crypto-
systems. The role of finite fields in error control systems is
well established and contributes to many fault-tolerant
designs. In the EDA industry, the role of multivalued
functions, especially in the form of Multivalued Decision
Diagrams (MDDs), is well described in [7], [20]. Word-level
diagrams can be useful in high-level verification, logic
synthesis [3], [4], and software synthesis [25]. Multivalued
functions can also be represented in finite fields, as shown
in [15]. Finite fields can represent many arithmetic circuits
very efficiently [10]. Also, there are fine-grain FPGA
structures for which arithmetic circuits in finite fields seem
to be highly efficient. The varied use of finite fields leads to
designing high-speed low-complexity systolic VLSI realiza-
tions [5]. Fast functional simulation in the design cycles is a
key step in all of these applications [14].
Most existing techniques for word-level representation,
for example, [12], [16], are not capable of efficiently
representing arbitrary combinations of bits or nibbles, that
is, subvectors, within a word. The proposed framework for
representing circuits can deal with these types of situations
by treating each subvector as a word-level function in
GFð2mÞ, where m denotes the number of bits within a
subvector. The word-level functions are then represented as
canonic word-level graphs. Hence, the proposed technique
offers a generalized framework for verifying arbitrary
combinations of bits or words.
Another situation where existing word-level techniques
seem to have difficulty is in representing nonlinear design
blocks such as comparators at the RTL (for example, in the
integer domain). The proposed framework does not suffer
from this critical shortcoming.
As an example of representing any arbitrary combina-
tion of output bits in a multiple-output function, let us
consider a 4-input, 8-output binary function. The MSB,
f ¼Pmð10; 11; 12; 13; 14; 15Þ,1 and the LSB,
g ¼
X
mð4; 5; 6; 7; 8; 9; 10; 11; 14; 15Þ;
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1. The notation h ¼Pmðp1; p2; . . . ; pqÞ is used to represent the truth table
of a function, where each pr ð1  r  qÞ is the decimal equivalent of a row in
the input part of the table, with an output of 1; that is, each pr is a minterm
from the ON set in its decimal form.
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can be represented on the same diagram, as shown in Fig. 1
[1]. The BDD-based representation of this circuit will
require a larger number of nodes.
Although research has been done on representing
circuits in finite fields [10], [17], the theoretical basis was
carried out, for example, in the spectral domain for a fixed
value, for example, 4 in [17]. Unlike these techniques, this
paper presents the generalized framework for the design,
verification, and simulation of circuits in finite fields based
on the MDD-like graph-based form. The proposed decision
diagram (DD) has advantages over other diagrams such as
[16] in that, in addition to applications in multiple-valued
algebra, it is not restricted to word boundaries, but, instead,
can be used to represent and verify any arbitrary combina-
tion of output bits. Unlike [6], which is not a DD and, hence,
lacks many features present in a DD, the proposed diagram
does not have such shortcomings. Also, unlike [7], the
proposed DD represents finite fields and extension fields,
whereas [7] is based on the MIN-MAX post algebra.
Owing to its canonicity, the proposed technique can be
used for verifying circuits at the bit orword level by checking
for graph isomorphism, which can be done very quickly.
Fast evaluation times of multiple-output functions is
significant in the areas of logic simulation, testing, satisfia-
bility, and safety checking [9], [13]. The proposed DDs also
offer much shorter average path lengths (APLs) and, hence,
evaluation times [22] compared to shared BDDs, with a
varying trade-off between evaluation times and spatial
complexity.
1.2 Background and Notation
Let GFðNÞ denote a set of N elements, where N ¼ pm, p is a
prime number, and m is a nonzero positive integer, with
two special elements 0 and 1 representing the additive and
multiplicative identities, respectively, and two operators,
addition “+” and multiplication “”. GFðNÞ defines a finite
field, also known as a Galois field, if it forms a commutative
ring with identity over these two operators in which every
element has a multiplicative inverse. 8a 2 GFðNÞ, 9  a 2
GFðNÞ such that a a ¼ 0. Similarly, 8b 2 GFðNÞ and
b 6¼ 0, 9b1 2 GFðNÞ such that b  b1 ¼ 1. Here, p is called
the characteristic of the field and satisfies the following:
1þ 1þ    þ 1|ﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ{zﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄﬄ}
p times
¼ 0
and pa ¼ 0, 8a 2 GFðNÞ. Also, 8a 2 GFðNÞ, aN ¼ a, and, for
a 6¼ 0, aN1 ¼ 1. The elements of GFðNÞ can be represented
as polynomials over GFðpÞ of degree at most n 1.
Additional properties of GFðNÞ can be found in [15], [24].
The following notation is used in this paper:
Let IN ¼ f0; 1; . . . ; N  1g and let  : IN ! GF ðNÞ be a
one-to-one mapping, with ð0Þ ¼ 0.
Let f jxk¼y, called the cofactor of f with respect to xk ¼ y,
represent the fact that all occurrences of xk within f are
replaced with y, that is, f jxk¼y ¼ fðx1; x1; . . . ; xk ¼ y; . . . ; xnÞ.
The notation f jxi¼yi;xiþ1¼yiþ1;...;xiþj¼yiþj (or just f jyi;yiþ1;...;yiþj
when the context is clear) will be used to represent the
replacement of variables xi, xiþ1; . . . ; xiþj with the values yi,
yiþ1; . . . ; yiþj, respectively.
We shall use the notation jAj to represent the total
number of nodes in a graph A.
We have the following in GFðNÞ.
Theorem 1 [15]. A function fðx1; x2; . . . ; xk; . . . ; xnÞ in GF ðNÞ
can be expanded as follows:
fðx1; x2; . . . ; xk; . . . ; xnÞ ¼
XN1
e¼0
geðxkÞf jxk¼ðeÞ; ð1Þ
where geðxkÞ ¼ 1 ½xk  ðeÞN1.
In Theorem 1, geðxkÞ is called a multiple-valued literal2 in
GFðNÞ. Theorem 1 is known as the literal-based expansion of
the functions inGFðNÞ. It can be shown by settingN ¼ 2 that
Theorem 1 reduces to the Shannon’s expansion in GF(2).
The product of literals is called a product term or just a
product.
Two product terms are said to be disjoint if their product
in GFðNÞ equates to zero.
An expression in GFðNÞ constituting product terms is
said to be disjoint if all of its product terms are pairwise
disjoint.
This paper is organized as follows: Section 2 presents the
theory behind the graph-based representation and its
reduction, with methods for additional node and path
optimizations. Section 3 provides the theory behind
representing functions in GFðNÞ in terms of graph-based
characteristic function (CF) and encoded CF (ECF). The
proposed methods offer much shorter evaluation times than
existing approaches and Section 4 provides a technique for
calculation of the APLs for approximating the evaluation
times for the proposed representations. The proposed
technique has been tested on many benchmark circuits.
Finally, in Section 5, we present the experimental results.
2 GRAPH-BASED REPRESENTATION
Any function in GFðNÞ can be represented by means of an
MDD-like [7] data structure. However, unlike traditional
MDDs, which are used to represent functions in the
MIN-MAX post algebra, the algebra of finite fields needs to
be considered. Although an MDD type of data structure has
been used for representing functions in finite fields in [17],
the underlying mathematical framework was considered
for GF(4) only: No generalization was proposed for higher
order fields and their extensions and no experimental
results were reported, even though it was reported that
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Fig. 1. Representing two bits simultaneously.
2. The term “literal” was chosen because, in GF(2), this expression
reduces to the traditional Boolean literal, that is, it represents a variable or
its complement (inverse).
generalization can be made. Also, no technique seems to
exist which can further optimize an MDD-like representa-
tion of functions in GFðNÞ by zero terminal node suppres-
sion and normalization. It should be noted that the
technique in [7] has used a type of edge negation based
on modular arithmetic. However, modular arithmetic in the
form considered in [7] does not naturally comply with
extension fields. Since an MDD has been defined in terms of
functions in the MIN-MAX post algebra, to distinguish
between these two algebras, the MDD-like representation of
functions in finite fields will be called Multiple-Output
Decision Diagrams (MODDs). Hence, traditional MDDs
result in a post-algebraic MIN-MAX SOP form, whereas,
with the MODD, a canonic polynomial expression in GFðNÞ
can be obtained. As an example, the MODD in Fig. 5a,
which represents a 4-valued function with values in
f0; 1; ; g (assuming that  ¼ 2 and  ¼ 3), yields the
following expression in the MIN-MAX post algebra:
fðx1; x2; x3Þ ¼
ðx1x2 _ xf1;g1 xf1;;g2 x3 _ x1xf1;g2 x3 _ x01xf1;g2 x3 Þ_
ðx1xf1;g2 x3 _ xf1;g1 xf1;;g2 x3 _ x01xf1;g2 x3 Þ_
ðx1xf1;g2 x13 _ xf1;g1 xf1;;g2 x13 _ x01xf1;g2 x13Þ:
Here, the symbol “_” has been used to denote MAX. MIN is
denoted by the product-like notation. The expression xSi ,
whereS  f0; 1; ; g, is a literaldefined in theMIN-MAXpost
algebra as xSi ¼MAX VALUE, where MAX VALUE ¼ 
in this case if xi 2 S; otherwise, xSi ¼ 0. In contrast, xSi ¼ 1 if
xi 2 S; otherwise, xSi ¼ 0 in GFðNÞ (Theorem 1). The
following multivariate polynomial results from the MODD
in GF(4) by application of Theorem 1 followed by expansion
and rearranging the terms:
fðx1; x2; x3Þ ¼x31x32 þ x21x32 þ x1x32 þ x31x22 þ x21x22 þ x1x22
þ x3x2 þ x21x2 þ x1x2 þ x22x3
þ x2x3 þ x21x32x3 þ x1x32x3 þ x21x22x3
þ x1x22x3 þ x21x2x3 þ x1x2x3:
Definition 1 (Decision Diagram). A decision diagram in
GFðNÞ is a rooted directed acyclic graph with a set of nodes V
containing two types of nodes: One is a set of N terminal
nodes or leaves with outdegree zero, each one labeled with a
ðsÞ and s 2 IN . Each terminal node u is associated with an
attribute valueðuÞ 2 GFðNÞ. The other is a set of nonterminal
nodes, with outdegree of N . Each nonterminal node v is
associated with an attribute varðvÞ ¼ xi and 1  i  n and
another attribute childjðvÞ 2 V , 8j 2 IN , which represents
each of the children (direct successor) of v.
The correspondence between a function in GFðNÞ and a
MODD in GFðNÞ can be defined as follows:
Definition 2 (Recursive Expansion). An MODD in GFðNÞ
rooted at v denotes a function fv in GFðNÞ defined recursively
as follows: 1) If v is a terminal node, then fv ¼ valueðvÞ,
where valueðvÞ 2 GFðNÞ. 2) If v is a nonterminal node, with
varðvÞ ¼ xi, then fv is the function:
fvðx1; x2; . . . ; xi; . . . ; xnÞ ¼
XN1
e¼0
geðxiÞfchildeðvÞ;
where geðxiÞ ¼ 1 ½xi  ðeÞN1.
Each variable xi and 1  i  n in an MODD is associated
with one or more nodes which appear at the same level in
the MODD. More precisely, the nodes associated with
variable xi correspond to level ði 1Þ and vice versa.
Therefore, level i, corresponding to variable xiþ1, can
contain at most Ni nodes. Hence, the root of the MODD
contains exactly one node and the level before the external
nodes can contain at most Nn2 nodes.
Example 1. Let us consider the MODD shown in Fig. 2a.
This MODD represents the function in GF(3),
fðx1; x2Þ ¼ g1ðx1Þ þ g2ðx1Þg1ðx2Þ þ   g2ðx1Þg2ðx2Þ, where
grðxsÞ ¼ 1 ½xs  ðrÞ2.
Here, both levels 0 and 1, corresponding to the
variables x1 and x2, respectively, contain exactly one
node each.
Lemma 1. Theorem 1 results in a disjoint expression, that is, the
product terms in (1) are mutually (pairwise) disjoint.
Proof. In (1), geðxkÞ ¼ 1 iff xk ¼ ðeÞ. For all other values of
xk, geðxkÞ ¼ 0. Let us consider any two literals grðxkÞ and
gsðxkÞ such that r 6¼ s. Two cases may arise.
Case 1. xk 6¼ ðrÞ and xk 6¼ ðsÞ. In this case, both
grðxkÞ and gsðxkÞ will equate to 0. Therefore,
grðxkÞ  gsðxkÞ ¼ 0.
Case 2. Either xk ¼ ðrÞ or xk ¼ ðsÞ, but not both. If
xk ¼ ðrÞ, then grðxkÞ ¼ 1 and gsðxkÞ ¼ 0; otherwise,
grðxkÞ ¼ 0 and gsðxkÞ ¼ 1. Therefore, grðxkÞ  gsðxkÞ ¼ 0.
Hence, the proof follows. tu
Lemma 1 yields the following:
Theorem 2. Each path from the root node to a nonzero terminal
node in aMODD represents a disjoint product term inGFðNÞ.
Example 2. Let us consider the MODD in Fig. 2a represent-
ing a function in GF(3). The path ; 1 represents the
product term X ¼ gðx1Þg1ðx2Þ. The path ;  represents
the product term Y ¼ gðx1Þgðx2Þ. Clearly, X and Y are
disjoint because X  Y ¼ 0 as g1ðx2Þ  gðx2Þ ¼ 0.
2.1 Reduction
We have the following from Theorem 1:
Corollary 2.1. In (1), if 8i, j 2 IN and i 6¼ j f jxk¼ðiÞ ¼ fjxk¼ðjÞ,
then f ¼ fjxk¼ð0Þ ¼ fjxk¼ð1Þ ¼    ¼ f jxk¼ðN1Þ.
JABIR ET AL.: A TECHNIQUE FOR REPRESENTING MULTIPLE-OUTPUT BINARY FUNCTIONS WITH APPLICATIONS TO VERIFICATION AND... 1135
Fig. 2. Effect of variable ordering.
Proof. The proof is by perfect induction. Let
h ¼ f jxk¼ð0Þ ¼ f jxk¼ð1Þ ¼    ¼ fjxk¼ðN1Þ:
Then, (1) becomes f ¼ hPN1e¼0 geðxkÞ.
For any a 2 GFðNÞ such that a 6¼ 0, aN1 ¼ 1. Now, in
Theorem 1, if xk ¼ ðrÞ, then grðxkÞ ¼ 1 for r 2 IN .
Furthermore, gsðxkÞ ¼ 0, 8s 2 IN , and s 6¼ r. Therefore,PN1
e¼0 geðxkÞ becomes 1, which implies that f ¼ h and,
hence, the proof. tu
Based on the above, an MODD can be reduced as
outlined in the following.
Reduction rules. There are two reduction rules: 1) If all
of the N children of a node v point to the same node w, then
delete v and connect the incoming edge of v to w (this
follows from Corollary 2.1). 2) Share equivalent subgraphs.
A DD in GFðNÞ is said to be ordered if the expansion in
(1) is recursively carried out in a certain linear variable
order such that, on all of the paths throughout the graph,
the variables also respect the same linear order.
A DD in GFðNÞ is said to be reduced iff 1) there is no
node u 2 V such that, 8i, j 2 IN , and i 6¼ j, with
childiðuÞ ¼ childjðuÞ, and 2) there are no two distinct
nodes u; v 2 V that have the same variable names and the
same children, that is, varðuÞ ¼ varðvÞ and childiðuÞ ¼
childiðvÞ 8i 2 IN implies u ¼ v.
We have the following from the definition of the MODD.
Lemma 2. For any node v in a reduced DD in GFðNÞ, the
subgraph rooted at v is itself reduced.
Canonicity. A reduced ordered MODD in GFðNÞ based
on the expansion of Theorem 1 is canonical up to
isomorphism. This is presented in the following, which
can be proved by generalizing the canonicity of the BDD [3].
Theorem 3. For any n variable function fðx1; x2; . . . ; xnÞ in
GFðNÞ, there is exactly one reduced ordered DD in GFðNÞ
with respect to a specific variable order, which is minimal with
respect to the reduction rules.
A reduction algorithm. A reduction algorithm for
MODD appears in Fig. 3. In order to share equivalent
subgraphs, subgraphs already present in the MODD are
placed in a table. In lines 4, 6, 12, and 14, we have assumed
that checking for membership and addition of an element to
such a table ðHT Þ can be carried out in constant times, for
example, by using a hash table. Hence, the complexity of
the algorithm is OðjGjÞ since each node can be made to be
visited just once during the reduction process, where G is
an MODD of a function before the reduction.
However, an algorithm for the creation of MODDs from
the functional description in GFðNÞ will have a complexity
OðNnÞ in the worst case. The algorithm for the creation of
MODDs can be derived from (1). The efficiency of the
algorithm can be improved, in general, by noting that,
during the recursive expansion with respect to each
variable, certain variables may not appear for further
recursive calls. Therefore, the recursion tree need not be
expanded in the direction of a variable which does not
appear. The efficiency can be further improved by
incorporating Lemma 3 based on a dynamic program-
ming-like approach, as discussed in Section 2.3, which has
been done for the experimental results in Section 5. In this
case, the network in GFðNÞ is traversed in topological order
from the inputs to the outputs and Lemma 3 is applied
iteratively.
Note that the size of a reduced MODD heavily depends
on the variable ordering, as in any other DD [3], [7]. The
depth of an MODD is OðnÞ in the worst case since each
variable appears once at each level in the worst case.
2.2 Variable Reordering
The size, that is, the number of nodes, of an MODD
depends on the order of the variables during its construc-
tion. For example, the MODD in Fig. 2a represents a
function in GF(3) under the variable order ðx1; x2Þ. Fig. 2b
shows the same function in GF(3), but it is under the
variable order ðx2; x1Þ. Clearly, Fig. 2a contains fewer nodes
than Fig. 2b. Given an n variable function in GFðNÞ, the size
of the solution space for finding the best variable order is
Oðn!Þ, which is impractical for large values of n. Hence, a
heuristic level-by-level swap-based algorithm is considered
in this paper.
The theory behind variable reordering in GFðNÞ is based
on Theorem 1 as follows: Without loss of generality, let us
assume that variables x1 and x2 are to be swapped. From
Theorem 1, we have
fðx1; x2; . . . ; xnÞ ¼
g0ðx1Þ g0ðx2Þf j0;0 þ g1ðx2Þf j0;1 þ    þ gN1ðx2Þf j0;N1
 
þ g1ðx1Þ g0ðx2Þf j1;0 þ g1ðx2Þf j1;1 þ    þ gN1ðx2Þf j1;N1
 
þ   
þ gN1ðx1Þ g0ðx2Þf jN1;0 þ g1ðx2Þf jN1;1 þ   

þgN1ðx2Þf jN1;N1

:
If x1 and x2 are swapped, then, again from Theorem 1,
the function fs results in
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Fig. 3. A reduction algorithm for MODDs in GFðNÞ.
fsðx1; x2; . . . ; xnÞ ¼
g0ðx2Þ g0ðx1Þf j0;0 þ g1ðx1Þf j1;0 þ    þ gN1ðx1Þf jN1;0
 
þ g1ðx2Þ g0ðx1Þfj0;1 þ g1ðx1Þfj1;1 þ    þ gN1ðx1Þf jN1;1
 
þ   
þ gN1ðx2Þ g0ðx1Þf j0;N1 þ g1ðx1Þf j1;N1 þ   

þgN1ðx1ÞfjN1;N1

;
where f  fs. It can be noted by comparing f and fs that, in
fs, each literal geðx1Þ ðgeðx2ÞÞ is swapped with geðx2Þ ðgeðx1ÞÞ
for e 2 IN and each cofactor f jr;s ðf js;rÞ is swapped with
f js;r ðf jr;sÞ. Fig. 4 shows the MODDs corresponding to f
(top MODD) and fs (bottom MODD). In the top MODD
variables, x1 and x2 appear in levels 0 and 1, respectively,
whereas the cofactors appear as external nodes. This can be
a more general case: The two variables may appear in any
arbitrary but consecutive levels in a larger MODD, for
example, variables xi and xiþ1 and 2 < i  n. Clearly, to
swap two variables, all we have to do is 1) swap the
contents of the nodes (that is, the variables) in the two levels
and 2) swap each cofactor f jr;s ðf js;rÞ with fjs;r ðf jr;sÞ.
However, care must be exercised when a level has one or
more missing nodes due to reduction. If this happens, then
the missing nodes may have to be recreated in the swapped
version. Also, some nodes may become redundant after the
swap, in which case, the redundant nodes must not appear
in the final result (refer to Example 3). However, if a node at
level i ð0  i < nÞ, which is to be swapped with level iþ 1,
does not have any children at level iþ 1, then it can be
moved to level iþ 1 directly. By similar reasoning, if a node
at level iþ 1 does not have any parent nodes at level i, then
that node can be moved up to level i directly. Note that
swapping two levels i and iþ 1 does not affect the other
levels, that is, those in the range 0  j < i (if i > 1) and
iþ 1 < k < n (if i < n 1).
The heuristic swap-based variable reordering algorithm
presented in the following is based on this (Theorem 1). A
swap-based variable reordering algorithm exists for BDD
[18], but it is not suitable for MODD reordering.
The algorithm uses an array of hash tables, where the
array indexes correspond to the levels in an MODD for
direct access to each of the nodes within a level. It proceeds
by sifting a selected level (that is, a variable) up or down by
swapping it with a previous or a next level. The level with
the largest number of nodes is considered first and then the
one with the next largest node count, and so forth, that is,
the array of hash tables is sorted in descending order of the
hash table sizes. Once the level to be sifted first is
considered, it is sifted up if it is closer to the root or down
if it is closer to the external nodes. If it lies in the middle,
then the decision to sift either up or down is made
arbitrarily. The algorithm stops after a complete sift up
and down operation. The complexity of the algorithm can
be argued to be Oðn2Þ [18]. Various heuristics have been
considered to limit the sift and swap operations for speed
up. For example, if a sift-up (down) operation doubles the
node count, then no more sift-up (down) operations are
carried out.
Example 3. Fig. 5 shows the basic idea behind the swap
algorithm. Fig. 5a shows the original MODD for a
function fðx1; x2; x3Þ in GF(4) generated by recursive
expansion of Theorem 1. Here, variables x1, x2, and x3
appear in levels 0, 1, and 2, respectively. Level 1 (that is,
variable x2) contains the largest number of nodes. Hence,
this is considered to be the starting point of the sift
operation. Level 1 is equidistant from level 0 and level 2.
Hence, a sift up is chosen arbitrarily. A swap between
levels 0 and 1 results in Fig. 5b. The nodes shown with
broken lines are redundant, owing to the fact that all of
their children point to the same node (Corollary 2.1).
Hence, these nodes are not considered in the final result
in Fig. 5c. For example, considering the paths with the
edge x2 ¼ 1 in Fig. 5b, all of the paths with edge x2 ¼ 1
leading to node x3 in Fig. 5a have edges with variable
x1 ¼ i for i ¼ 0; 1; ; . Therefore, node x1 becomes
redundant by Corollary 2.1 if node x1 appears after
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Fig. 4. The theory behind reordering.
node x2 under this circumstance. The same reasoning
applies to the other two nodes with variable x1, shown
with the broken lines.
It can be shown that further sift operations do not
yield additional node reduction. The original node count
was 5 and the new node count is 3.
2.3 Operations in GFðNÞ
Algebraic operations. Algebraic operations such as addi-
tion, multiplication, subtraction, and division in GFðNÞ can
be carried out between two MODDs. Consider the follow-
ing lemma, which can be shown to hold by perfect
induction.
Lemma 3. Let fðx1; . . . ; xi; . . . ; xnÞ and hðx1; . . . ; xi; . . . ; xnÞ be
two functions in GFðNÞ and let “” represent an algebraic
operation in GFðNÞ. Then,
f  h ¼
XN1
e¼0
geðxiÞ f jxi¼ðeÞ  hjxi¼ðeÞ
 
; ð2Þ
where geðxiÞ ¼ 1 ½xi  ðeÞN1.
Lemma 3 can be implemented recursively to perform
algebraic operations between MODDs. However, the
application of Lemma 3 directly will almost certainly be
explosive in terms of the search space. Two things can be
done to eliminate this. First, while the resulting DD in
GFðNÞ is being constructed, it can be reduced at the same
time. Second, intermediate results can be stored in a cache
(dynamic programming), thus eliminating many operations
which would otherwise have to be repeated.
Let Gf and Gh be the reduced MODDs for f and h,
respectively. The complexity of such an operation can be
reasoned about by considering the case for BDDs [3].
Assuming that insertion and deletion from the cache can be
carried out in constant times, owing to the dynamic
programming nature, the number of recursive calls can be
limited to OðjGf j  jGhjÞ.
Composition. We have the following, which can be
shown to hold by perfect induction.
Lemma 4. Let fðx1; x2; . . . ; xi; . . . ; xnÞ and hðx1; x2; . . . ; xnÞ be
two functions in GFðNÞ. Then,
f jxi¼h ¼
XN1
e¼0
1 ðh ðeÞÞN1
h i
f jxi¼ðeÞ: ð3Þ
An algorithm for the composition of two functions in
GFðNÞ can be formed based on Lemma 4 in a manner
similar to that for a BDD [3]. For this operation, we require a
restrict operation in GFðNÞ, similar to that for a BDD, and the
algebraic operations presented previously. The restrict
algorithm can be constructed for a reduced ordered DD in
GFðNÞ in a manner similar to that for a BDD and is not
shown here for brevity.
Multiple-valued SAT. Given a function fðx1; x2; . . . ; xnÞ
in GFðNÞ and T  IN  f0g, the idea is to find an assign-
ment for xi, 8i 2 f1; 2; . . . ; ng, such that the value of f is in
fðsÞjs 2 Tg. If such an assignment exists, then f is said to
be satisfiable (MV-SAT); otherwise, it is unsatisfiable.
The MV-SAT problem finds applications in bounded
model checking, simulation, testing, and verification. An
algorithm for any such satisfying assignment will have a
complexity OðjGf jÞ, where Gf is the reduced MODD for the
function f in GFðNÞ. An algorithm for all such assignments
would have an exponential complexity. However, this
process can be sped up by considering CF and ECF in
GFðNÞ and their evaluation times, as discussed in Sections 3
and 4 [9], [13].
2.4 Multiple-Output Functions in GFðNÞ
For multiple-input, multiple-output binary functions, the
inputs or outputs can be arbitrarily grouped into m-bit
chunks and each m-bit chunk can be represented in GFð2mÞ
with a single MODD. Further node reduction can be
obtained by sharing the nodes between each of the MODDs
representing a chunk of bits. Such an MODDwill be called a
shared MODD (SMODD). The general idea is shown in
Fig. 6. The SMODD is basically a single diagram with
multiple root nodes, which is also canonic. The canonicity
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Fig. 5. Reordering example. (a) Before reordering. (b) Intermediate stage. (c) After reordering.
of the SMODD can be argued in a similar manner as in a
single MODD.
Similar reasoning can be carried over to higher order
fields. Given any multiple-output function in GFðRÞ, where
R is a power of a prime, the inputs and outputs can be
arbitrarily grouped intom R-valued chunks and each chunk
can be represented in GFðRmÞ by means of an MODD.
Then, an SMODD will represent all of the chunks
simultaneously.
The concept of levels is applicable to SMODDs across all
of the outputs simultaneously by trivial reasoning. There-
fore, the theory behind variable reordering, as discussed in
Section 2.2, applies equally well to SMODDs. In this case,
when levels i and iþ 1 ð0  i < nÞ are swapped, all of the
nodes in levels i and iþ 1 across all of the outputs have to
be considered simultaneously. Therefore, the swap-based
sift reordering algorithm discussed in Section 2.2 works
equally well for SMODDs as it does for MODDs.
2.5 Further Node Reduction
Further node reduction can be obtained by means of two
rules, in addition to the two rules presented in Section 2:
. Zero suppression. Suppress the 0-valued terminal
node, along with all of the edges pointing to it.
. Normalization. Move the values of the nonzero
terminal nodes as weights to the edges and ensure
that 1) the weight of a specific valued edge (for
example, that with the highest value) is always 1 and
2) assuming P represents the set of all of the paths,
8z 2 P , the GFðNÞ product of all of the weights
along z is equal to the value of the function
corresponding to z.
Note that the zero-suppression rule is unlike the
reduction rule for the zero-suppressed BDD [11]. It can be
argued that the above two rules will also maintain the
canonicity if the weights are assigned in a fixed order
throughout the graph during normalization. A reduced
graph obtained using the above four reduction rules in
GFðNÞ will be called a Zero-suppressed Normalized MODD
(ZNMODD). The values of the terminal nodes in an MODD
are distributed as weights over each path in the ZNMODD.
To read off a value of a function from a ZNMODD, first, the
path corresponding to the inputs is determined. Then, all of
the weights along that path are multiplied in GFðNÞ, which
corresponds to the value of that function. In the rest of the
paper, the weight of the highest valued edge will be
normalized to 1 unless otherwise stated.
Example 4. Let us consider the function fðx1; x2Þ ¼
½01001000000000 in GF(4), where f0; 1; ; g are the
elements of GF(4). Fig. 7a shows this function realized by
means of a reduced MODD. Figs. 7b, 7c, and 7d show the
gradual conversion to ZNMODD. Here, the lines with
zero, one, two, and three cuts represent the values 0, 1, ,
and , respectively. Note how the weights are moved
around and adjusted.
In Fig. 7b, the terminal node with 0 value is
suppressed, along with all of the edges pointing to it.
Also, the nonzero values of the terminal nodes are
moved as weights associated with the terminal edges.
Let us normalize with respect to the highest valued edge,
that is, make the weight of the highest valued edges,  in
this case, equal to 1. The -edge of the left subgraph
rooted at x2 has a weight of . Therefore, in order to
make its weight equal to 1,  is moved up one level,
whereas the 1-edge is assigned a weight of  to maintain
the correctness of the underlying function. This results in
the ZNMODD in Fig. 7c. Clearly, in Fig. 7c, the two
subgraphs rooted at x2 are isomorphic, which can be
shared, resulting in the ZNMODD in Fig. 7d.
Now, let us find the value of fð1; 1Þ. This should yield
a 1. In Fig. 7d, this corresponds to the path ab. The value
of this function is therefore 1     ¼    ¼ 1. Similarly,
fð1; Þ yields 1    1 ¼ , and so on.
Note that the total number of paths in Fig. 7a is 10,
whereas that in Fig. 7d is only 4.
3 REPRESENTING CHARACTERISTIC FUNCTIONS IN
GFðNÞ
The characteristic function (CF) defines a relation over
inputs and outputs such that CF ¼ 1 if, for a specific input
combination, the output is valid; otherwise, CF ¼ 0.
Let us consider a multiple-output function defined
over finite fields fðx1; x2; . . . ; xnÞ ¼ ðy1; y2; . . . ; ymÞ. Let
X ¼ ðx1; x2; . . . ; xnÞ and Y ¼ ðy1; y2; . . . ; ymÞ. Then, the ðnþ
mÞ-input 1-output CF is defined as
ðX;Y Þ ¼ 1 if fðXÞ ¼ Y
0 otherwise:

An SMODD can be constructed from the above, which will
constitute the n input variables and m auxiliary variables
(AVs) corresponding to each of the outputs. Such an
SMODD will be called CF-SMODD. Given an input
combination of f , the nodes corresponding to the AVs in
the CF-SMODD decide the outputs of f . For each node
corresponding to an AV, except for only one edge, all of the
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Fig. 6. General structure of a shared MODD. Fig. 7. Example of ZNMODD reduction.
other edges lead to the terminal node 0. The edge leading to
the nonzero terminal node determines the output of the
function. Examples of the CF can be found in [21].
The concept of CF can be extended by allowing output
encoding since there is only one possible set of outputs
for a given input combination. The resulting function can
be represented by a mapping  : Gn 	Gl ! G, where
l ¼ dlogNðmÞe, and will be called encoded CF (ECF). The ECF
has l AVs. Each output is defined by one of the Nl input
combinations in an l AV function. As with the CF-SMODD,
an ECF can be represented by means of an SMODD, which
we shall call the ECF-SMODD. The following example
illustrates the key points.
Example 5. Let us consider a 5-input 3-output binary
function defined as follows, with the inputs denoted by
the variables ðx0; x1; x2; x3; x4Þ and the outputs denoted
by ðf0; f1; f2Þ:
f0 ¼
X
mð15; 23; 26; 29; 30; 31Þ;
f1 ¼
X
mð1; 2; 4; 8; 11; 13; 14; 16; 21; 22; 26; 31Þ;
f2 ¼
X
mð3; 5; 6; 7; 8; 9; 14; 11; 12; 13; 17; 19; 20; 21; 22; 23;
24; 25; 26; 28Þ:
Let us assume that the function is encoded in GF(4), with
the inputs and outputs grouped as X0 ¼ ðx0; x1Þ,
X1 ¼ ðx2; x3Þ, X2 ¼ x4, F0 ¼ ðf0; f1Þ, and F1 ¼ f2. The
CF of this function is ðX0; X1; X2; F0; F1Þ. We have
assumed that the binary combinations 10 ¼  and
11 ¼ . The variables F0 and F1 can be encoded as A0 ¼
0 for F0 and A0 ¼  for F1, resulting in the ECF
ðX0; X1; qX2; A0Þ. Note that we can encode four func-
tions by using one AV. Here, we have only two
functions. The resulting ECF-SMODD appears in Fig. 8a.
4 EVALUATION OF FUNCTIONS
The evaluation of the SMODDs is required for finding
satisfying assignment corresponding to an input pattern.
The path corresponding to the given input pattern is traced
from the root node to one of the terminal nodes and the
value of the terminal node gives the satisfying assignment,
if it exists. This is an OðnÞ operation, which can become a
bottleneck, especially when the number of inputs is large
and there are many input patterns that require evaluating.
However, fast evaluation is highly desirable for applica-
tions in simulation, testing, and safety checking [9], [13].
In the case of a CF, the outputs are evaluated at the AVs.
As we know, all of the outgoing edges except for only one
edge lead to the zero terminal node. The remaining edge
indicates the value of the function. With the ECF, once we
reach the node corresponding to the AV, the paths
corresponding to each of the output encodings is traced to
find the value.
For example, let us consider an input pattern ðx0 ¼
1; x1 ¼ 1; x2 ¼ 0; x3 ¼ 0; x4 ¼ 1Þ for the ECF-SMODD in
Fig. 8. The pattern is ðX2 ¼ ;X1 ¼ 0; X0 ¼ Þ if it is
encoded in GF(4) (Example 5). The path traced by the
evaluation is shown in boldface. After reaching node A0 in
the path, the path corresponding to the given encoding for
each output has to be taken into account. In this case, the
encoding was defined as A0 ¼ 0 for F0 and A0 ¼  for F1.
Hence, if we take the path corresponding to A0 ¼ 0, then we
end up at terminal node 1, thus giving us F0 ¼ 1. Similarly,
F1 ¼ . This results in ðf0 ¼ 0; f1 ¼ 1; f2 ¼ 1Þ, which is the
required evaluation.
Comparison of evaluation times. Functions can be
represented and evaluated by means of SMODD,
CF-SMODD, or ECF-SMODD. This section provides a
mechanism for comparing the evaluation times for each of
the cases. We have tested our theory on many benchmarks
and the results appear in Section 5. A good estimation of
evaluation times can be obtained by computing the APL,
which we define below:
1. Node traversing probability ðP ðViÞÞ: This is the prob-
ability of traversing the node Vi when an MODD is
traversed from the root node to a terminal node.
2. Edge traversing probability ðP ðej;viÞÞ: This is the
probability of traversing the edge j ¼ 0; 1; . . . ; pm1
from the node Vi, that is, P ðej;viÞ ¼ P ðViÞpm , for nodes
corresponding to the input variables.
3. The edge traversing probability for edges emanating
from a node corresponding to an AV is P ðej;viÞ ¼
P ðViÞ since all of the edges have to be traversed to
determine all the outputs of the function.
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Fig. 8. (a) ECF-SMODD. (b) Computation of the APL.
4. The node traversing probability is equal to the sum of
all of the edge traversing probabilities incident on it.
5. Average Path Length (APL): For an SMODD, the APL
is equal to the sum of the node traversing prob-
abilities of the nonterminal nodes. For a CF-SMODD
and an ECF-SMODD, the APL is equal to the sum of
the node traversing probabilities of those nodes
above the AVs and the APLs for each subgraph
rooted at the AVs.
6. The APL of a shared MODD is the sum of the APLs
of the individual MODDs.
An algorithm for computing the APL for ECF-SMODD
appears in Fig. 9. Algorithms for computing the APLs for
SMODD and CF-SMODD can be formulated from this
algorithm, which we have implemented in Section 5, but the
details have been left out for brevity.
For example, the node and edge traversing probabilities
of the ECF-SMODD in Fig. 8a appear in Fig. 8b. The first
three levels in the tree correspond to the input variables.
Hence, the probabilities are computed using Definitions 1,
2, and 4. However, since all of the outputs have to be
considered, the APL for each subtree is separately com-
puted at the auxiliary nodes. The probabilities at the
auxiliary nodes correspond to the sums of the APLs of
each subtree of the outputs. The APL is
1þ ð0:5þ 0:5Þ þ ð0:125þ 0:375þ 0:375þ 0:125Þ
þ ð0:3125þ 0:625þ 0:625þ 0:3125þ 0:0625Þ ¼ 4:9375:
5 EXPERIMENTAL RESULTS
The techniques in this paper have been applied to a number
of benchmarks, including integer multiplier circuits. The
program was developed in C++ (Gnu C++ 3.2.2) and tested
on a Pentium 4 machine with 256-Mbyte RAM running
RedHat Linux 9 (kernel 2.4).
Performance. Table 1 shows the results from the
standard IWLS ’93 and MCNC benchmark sets. Columns
“I/P” and “O/P” represent the total number of inputs and
outputs, column “SBDD” shows the number of nodes
obtained using the shared reduced ordered BDD (ROBDD)
representation, whereas column GFð2rÞ represents the
number of nodes obtained based on the proposed DD for
a field size of 2r. In column GFð2rÞ r, adjacent bits are
grouped together for each variable in GFð2rÞ. The nodes of
the proposed DD are also shared across the outputs. The
same notation is used for the other tables.
The columns with the headings “W/o reord” and
“Reord” present the node counts without and with variable
reordering, respectively. A first-come, first-served variable
ordering is considered for the “W/o reord” columns. For
the reordering, the variable-by-variable swap-based sifting
algorithm from Section 2.2, has been employed. Significant
node reduction is apparent for many circuits, for example,
misex3c, and so forth. However, in some cases, the node
count has increased due to the lack of sharing. Note that a
successive swap operation in a particular direction (up or
down) is only carried out if a swap operation does not
increase the size of the MODD by 2 or more. This restriction
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Fig. 9. Algorithm for calculation of APL in ECF-SMODD.
TABLE 1
Same Field Size for Input and Output
can sometimes be relaxed (for example, by considering the
maximum allowable size increase to be 1.5 times) to obtain
better results. However, this also increases the execution
time as more swaps are carried out. Variable reordering
algorithms exist for MDDs [8]. However, they cannot be
directly compared to the presented technique because the
presented technique has been applied to varying input and
output field sizes, whereas [8] seems to have ignored this
aspect.
Apart from the benchmark 9sym, all of the circuits have
been tested up to GF(16). 9sym is a single-output circuit
and, hence, its testing in higher order fields seemed to be
unjustified. In Table 1, the input and output field sizes are
kept the same. Clearly, as we move to a higher order field,
the number of nodes is reduced for the majority of the cases.
Also, as we move to a higher order field, node reduction
owing to reordering seems to be more effective.
For the rest of the tables, apart from Table 5, reordering
has not been done to illustrate the other properties of the
MODD more effectively, for example, the effect on the node
count when the input and output field sizes are varied, as
well as when the MODDs are ordered based on the
evaluation times.
Table 2 represents the results for the same set of
benchmarks under the same variable ordering. However,
the input field size is varied, whereas the output field size is
kept at constant 2. Clearly, the number of nodes has
reduced further for many benchmarks as compared to
Table 1. The reason seems to be the improved sharing of
nodes between the different outputs.
Table 3 shows the result with the input field size kept at
constant 2 and the output field size varied, again under the
same variable ordering. In general, the number of nodes
seems to have increased due to the lack of sharing between
the different outputs. In other words, higher output field
size seems to hamper sharing of nodes between different
outputs even though the number of nodes in each output
may reduce. This observation seems to be consistent with
the conclusion drawn from Table 2.
Table 4 shows the results for n 
 n integer multipliers for
n ¼ 2; 3; 4; 5; 6. The input and output field sizes are kept the
same in this table. Clearly, a substantial reduction in the
number of nodes is noticeable for the majority of the
benchmarks. In some cases, reordering has produced further
improvement, for example, the 4 
 4 and 6 
 6 multipliers in
GF(8), and so forth. Although we have not explicitly
shown the results in GFð25Þ and GFð26Þ, MODD reported
only 63 nodes as opposed to the 471 nodes for SBDD for the
5 
 5 multiplier in GFð25Þ. Also, for the 6 
 6 multiplier, the
number of nodes reported by the MODD in GFð26Þ is only
127, as opposed to 1,348 for the SBDD, that is, more than an
order-of-magnitude reduction. Also, this table suggests that
the node reduction seems to improve as we consider larger
and more practical integer multipliers.
Table 5 shows the results with varying input field size
and a constant output field size of 2. Again, considerable
improvement has been observed for some benchmarks due
to the improved sharing of the nodes across the outputs.
Table 6 shows the results for the multipliers with fixed
input field size and varying output field size. As antici-
pated, the number of nodes has increased due to the
possible lack of sharing.
As we move to a higher order field from a lower order
field, the number of nodes usually decreases. This decrease
is also associated with the smaller number of levels and
shorter path lengths compared to conventional BDDs and
their variants.
Evaluation time. Table 7 shows the results for the APLs
as compared to SBDDs. For the majority of the cases, the
APLs are significantly lower than those in the SBDDs. Also,
as we go from GF(4) to GF(8), the APLs reduce further. On
the average, the APLs are three times less in GF(4), whereas
they are about six times less in GF(8) as compared to the
SBDDs. That is, the evaluation time is essentially halved as
we go from GF(4) to GF(8). Note that the number of nodes
in the SMODDs is almost identical on the average compared
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TABLE 2
I/P Field Varying with Constant Output Field Size of 2
TABLE 3
O/P Field Size Varying with Constant Input Field Size of 2
TABLE 4
Same Field Size for Both Input and Output
to those in the SBDDs. This is due to the fact that the
SMODDs have been ordered based on the APLs, which
does not necessarily guarantee reduced node count. The
dashes (“-”) in the table indicate that results for those
circuits (such as, ex1010, ex5, b12, risc, and apex4) are not
available for the BDDs.
Tables 8 and 9 present the comparison of the APLs for
SMODD, CF-SMODD, and ECF-SMODD for the benchmark
circuits modeled in GF(4) and GF(8), respectively. These
tables also show the results for 50,000 random vectors. The
results for random pattern simulation constitute the net
total path lengths for the 50,000 vectors. The spatial
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TABLE 5
I/P Field Varying with Constant Output Field Size of 2
TABLE 6
O/P Field Size Varying with Constant Input Field Size of 2
TABLE 7
APL Compared to SBDD
TABLE 8
APL with Random Pattern Simulation in GF(4)
complexity is reflected by the node count and the speed of
evaluation by the APLs and random pattern simulations.
These results reflect the speed up over current methods for
simulation, such as in [22]. The trade-off between these two
factors across the representations is clearly evident from the
results shown in these tables. In general, it can be seen that
the CF-SMODD clearly wins out in terms of speed, whereas
the ECF-SMODD tries to optimize between the speed and
node count.
6 CONCLUSIONS
This paper focused on a framework for representing
multiple-output binary and word-level circuits based on
canonic DDs in GFðNÞ. We showed that such reduced
ordered DDs are canonical and minimal with respect to a
fixed variable ordering. Techniques for further node and
path optimization have also been presented. We also
presented the theory for representing functions in GFðNÞ
in terms of their CF and ECF under the same framework.
The proposed DDs have been tested on many bench-
marks with varying input and output field sizes. The results
suggest superior performance in terms of node compression
and reduced APLs, which implies improved evaluation
times. This has also been confirmed by the simulation of
50,000 randomly selected vectors. Overall, the results seem
to suggest that the proposed framework can serve as an
effective medium for verification, as well as for simulation,
testing, and safety checking.
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